

Karlsruhe Institute of Technology



Chair for Embedded Systems

SlackHammer: Logic Synthesis for Graceful Errors Under Frequency Scaling

Tanfer Alan and Jörg Henkel



Proposed: Non Critical Path Optimizations



Idea

Most input combinations do not invoke the critical path and can be accomplished in a shorter time or lower voltage.

Observation

Synthesis algorithms result in circuits that contain a large number of near-critical paths.

 \rightarrow Under aggressive voltage or frequency scaling either no error occurs, or a very large number of paths fail at the same time.

 \rightarrow Timing speculation benefits are limited.

Motivation

- 1. Reduce the number of near-critical paths
- 2. Enable graceful errors under frequency scaling
 - \rightarrow increase the performance

Delay Reductions

Error Characterizations



Results

The number of near-critical paths are reduced by up to **93%**.

Better optimizations: area and power overheads are significantly less than the state-of-the-art, post-synthesis cell resizing method [1].

Limitations

Inherits synthesis heuristics Design time overhead **15x – 623x** depending on:

- Number of primary outputs
- step size (δ) in iteration phase

Delay Distribution Comparison Most primary output delays can be reduced lower than what traditional



Accuracy – Frequency Tradeoff

Reductions in error rate and error magnitude can be achieved with proposed non critical path optimizations.

Cross-Layer Effectiveness SlackHammer circuits start producing errors later when frequency is overscaled.





[1] Kahng, Andrew B., et al. "Slack redistribution for graceful degradation under voltage overscaling." Design Automation Conference (ASP-DAC), 2010 15th Asia and South Pacific. IEEE, 2010.

KIT – University of the State of Baden-Württemberg and National Research Center of the Helmholtz Association

