

TSP: Thermal Safe Power - Efficient Power Budgeting for Many-Core Systems in Dark Silicon

S. Pagani, H. Khdr, W. Munawar, J.-J. Chen, M. Shafique, M. Li, and J. Henkel

CHAIR FOR EMBEDDED SYSTEMS (CES)


- Introduction and State-of-the-art
- Motivation
- Objective and Contributions
- System Model
- Thermal Safe Power (TSP)
 - For Given Mappings
 - For the Worst-Case Mappings
- Evaluations
- Conclusions

- Introduction and State-of-the-art
- Motivation
- Objective and Contributions
- System Model
- Thermal Safe Power (TSP)
 - For Given Mappings
 - For the Worst-Case Mappings
- Evaluations
- Conclusions

Dark Silicon:

- Up to now: Constant power density between technology nodes.


Tech. Node A



Scaling

$$1 \frac{W}{\text{mm}^2} = 1 \frac{W}{\text{mm}^2}$$


Tech. Node B



Dark Silicon:

- Up to now: Constant power density between technology nodes.


Tech. Node A



100 mm²

$$\begin{array}{c} \text{Scaling} \\ \hline 1 \frac{W}{\text{mm}^2} = 1 \frac{W}{\text{mm}^2} \end{array}$$

Tech. Node B



50 mm²

- Expected: Power density doubles between technology nodes.


Tech. Node A



100 mm²

$$\begin{array}{c} \text{Scaling} \\ \hline 1 \frac{W}{\text{mm}^2} < 2 \frac{W}{\text{mm}^2} \end{array}$$

Tech. Node B




50 mm²

Dark Silicon:

- Up to now: Constant power density between technology nodes.

Tech. Node A




100 mm²

Scaling

$$1 \frac{W}{mm^2} = 1 \frac{W}{mm^2}$$


Tech. Node B



50 mm²

- Expected: Power density doubles between technology nodes.

Tech. Node A




100 mm²

Scaling

$$1 \frac{W}{mm^2} = 1 \frac{W}{mm^2}$$

Tech. Node B




50 mm²

Dark Silicon:


- Up to now: Constant power density between technology nodes.

Tech. Node A



Scaling


Tech. Node B



Dark silicon motivates:

- Very efficient power budgets.
- Expected: Power density doubles between technology nodes.

Tech. Node A




100 mm²

Scaling

$$1 \frac{W}{mm^2} = 1 \frac{W}{mm^2}$$


Tech. Node B



50 mm²

Dynamic Thermal Management (DTM):

- Avoids possible overheating of the chip.




Dynamic Thermal Management (DTM):

- Avoids possible overheating of the chip.



DTM activation:

- Frequent triggers of aggressive DTM → Decrease the performance.




Thermal Design Power (TDP):

- Highest expected power for power intensive applications.
- The chip can consume more power than TDP.
- Should be safe to run the system at TDP.
- Manufacturers recommend to design the cooling solution for TDP.

Thermal Design Power (TDP):

- Highest expected power for power intensive applications.
- The chip can consume more power than TDP.
- Should be safe to run the system at TDP.
- Manufacturers recommend to design the cooling solution for TDP.




Power Budget / Power Constraint:

- Abstraction: Not deal directly with temperature.
 - Thermal models of applications depend on *neighbouring* cores.
 - Leakage power depends on the core's *own* temperature.


Power Budget / Power Constraint:

- Abstraction: Not deal directly with temperature.
 - Thermal models of applications depend on **neighbouring** cores.
 - Leakage power depends on the core's **own** temperature.
- Generally, a power budget is a **single** and **constant** value:
 - For each core (per-core).
 - For the entire chip (per-chip), e.g., TDP.



Boosting Techniques:

- Allow power levels above the budget for **short time intervals**.
- For example:
 - Intel's Turbo Boost.
 - AMD's Turbo CORE.



- Introduction and State-of-the-art
- **Motivation**
- Objective and Contributions
- System Model
- Thermal Safe Power (TSP)
 - For Given Mappings
 - For the Worst-Case Mappings
- Evaluations
- Conclusions


Motivational Example

- 16 cores with area 5.3 mm^2 .
- Threshold temperature for DTM: 80°C .
- Power budget: 90 W.

11.27 W 78.9°C	11.27 W 79.5°C	11.27 W 77.8°C	59.5°C
11.27 W 79.5°C	11.27 W 80.0°C	11.27 W 77.6°C	59.4°C
11.27 W 77.8°C	11.27 W 77.6°C	60.9°C	58.1°C
59.5°C	59.4°C	58.1°C	57.0°C


Highest Temperature: 80.0°C

(a) 8 active cores




Motivational Example

- 16 cores with area 5.3 mm².
- Threshold temperature for DTM: 80°C.
- Power budget: 90 W.




Highest Temperature: 80.0°C

(a) 8 active cores




Highest Temperature: 73.2°C

(b) 12 active cores




Motivational Example

- 16 cores with area 5.3 mm^2 .
- Threshold temperature for DTM: 80°C .
- Power budget: 90 W.



Highest Temperature: 80.0°C

(a) 8 active cores




Highest Temperature: 73.2°C

(b) 12 active cores



Highest Temperature: 69.5°C

(c) 16 active cores




Motivational Example

- 16 cores with area 5.3 mm^2 .
- Threshold temperature for DTM: 80°C .
- Power budget: 90 W.

11.27 W 78.9°C	11.27 W 79.5°C	11.27 W 77.8°C	59.5°C
11.27 W 79.5°C	11.27 W 80.0°C	11.27 W 77.6°C	59.4°C
11.27 W 77.8°C	11.27 W 77.6°C	60.9°C	58.1°C
59.5°C	59.4°C	58.1°C	57.0°C


Highest Temperature: 80.0°C

(a) 8 active cores




Motivational Example

- 16 cores with area 5.3 mm².
- Threshold temperature for DTM: 80°C.
- Power budget: 90 W.




Highest Temperature: 80.0°C

(a) 8 active cores




Highest Temperature: 86.3°C

(b) 6 active cores




Motivational Example

- 16 cores with area 5.3 mm².
- Threshold temperature for DTM: 80°C.
- Power budget: 90 W.




Highest Temperature: 80.0°C

(a) 8 active cores




Highest Temperature: 86.3°C

(b) 6 active cores





Highest Temperature: 98.8°C

(c) 4 active cores





Motivational Example

- 16 cores with area 5.3 mm².
- Threshold temperature for DTM: 80°C.
- Power budget: 90 W.





Motivational Example

- 16 cores with area 5.3 mm².
- Threshold temperature for DTM: 80°C.
- Power budget: 90 W.





Motivational Example

- 16 cores with area 5.3 mm².
- Threshold temperature for DTM: 80°C.
- Power budget: 90 W.





Motivational Example

- 16 cores with area 5.3 mm².
- Threshold temperature for DTM: 80°C.
- Budgets: 129 W, 90 W, and 59 W per-chip.




Motivational Example

- 16 cores with area 5.3 mm².
- Threshold temperature for DTM: 80°C.
- Budgets: 129 W, 90 W, and 59 W per-chip, and 8 W per-core.



Motivational Example



- 16 cores with area 5.3 mm².
- Threshold temperature for DTM: 80°C.
- Budgets: 129 W, 90 W, and 59 W per-chip, and 8 W per-core.



Motivational Example

- **Boosting** over a TDP of 59 Watts.



- 8 active cores:



Motivational Example



- **Boosting** over a TDP of 59 Watts.

- 8 active cores:





Motivational Example

- **Boosting** over a TDP of 59 Watts.
- 8 active cores:



Motivational Example



- **Boosting** over a TDP of 59 Watts.
- 8 active cores:



Motivational Example

- **Boosting** over a TDP of 59 Watts.



- 8 active cores:



Motivational Example

- **Boosting** over a TDP of 59 Watts.



- 8 active cores:



Motivational Example



- **Boosting** over a TDP of 59 Watts.

- 8 active cores:



Motivational Example



- **Boosting** over a TDP of 59 Watts.
- 8 active cores:



Motivational Example

- **Boosting** over a TDP of 59 Watts.



- 8 active cores:



Motivational Example



- **Boosting** over a TDP of 59 Watts.

- 8 active cores:





Motivational Example

- **Boosting** over a TDP of 59 Watts.
- 8 active cores:



Motivational Example



- **Boosting** over a TDP of 59 Watts.
- 8 active cores:



Motivational Example

- **Boosting** over a TDP of 59 Watts.



- 8 active cores:



Motivational Example



- **Boosting** over a TDP of 59 Watts.

- 8 active cores:





Motivational Example

- **Boosting** over a TDP of 59 Watts.
- 8 active cores:



Motivational Example



- **Boosting** over a TDP of 59 Watts.
- 8 active cores:



Motivational Example

- **Boosting** over a TDP of 59 Watts.



- 8 active cores:



Motivational Example

- **Boosting** over a TDP of 59 Watts.

- 8 active cores:



Motivational Example


- **Boosting** over a TDP of 59 Watts.
- 8 active cores:



Example Conclusions:

Boosting techniques:

- Do not entirely solve the problem.
- Boosting only during **short time intervals**.
- Efficient power budget → Execute **indefinitely**.



- Introduction and State-of-the-art
- Motivation
- **Objective and Contributions**
- System Model
- Thermal Safe Power (TSP)
 - For Given Mappings
 - For the Worst-Case Mappings
- Evaluations
- Conclusions

Objective

- Achieve **higher system performance**.
- Efficient power budget:
 - **Thermally safe**: TSP does not trigger DTM.
 - **Not pessimistic**: Allows power values that result in highest temperatures near T_{DTM} .

- Achieve **higher system performance**.
- Efficient power budget:
 - **Thermally safe**: TSP does not trigger DTM.
 - **Not pessimistic**: Allows power values that result in highest temperatures near T_{DTM} .

⇒ **Thermal Safe Power (TSP)**

Our Contributions

1. TSP: Given mappings of active cores

- Accounts for changes in:
 - Mapping decisions.
 - Ambient temperature.


Our Contributions

1. TSP: Given mappings of active cores

- Accounts for changes in:
 - Mapping decisions.
 - Ambient temperature.

Active	Active	Active	
Active	Active	Active	

(a) Mapping example for 6 cores.




Our Contributions

1. TSP: Given mappings of active cores

- Accounts for changes in:
 - Mapping decisions.
 - Ambient temperature.

55.8 °C	55.9 °C	55.6 °C	54.9 °C
58.1 °C	58.5 °C	57.9 °C	56.1 °C
12.74 W 78.5 °C	12.74 W 79.2 °C	12.74 W 77.7 °C	57.8 °C
12.74 W 79.2 °C	12.74 W 80.0 °C	12.74 W 78.5 °C	58.0 °C




(a) Mapping example for 6 cores.
TSP → 12.74 W per-core.


Our Contributions

1. TSP: Given mappings of active cores


- Accounts for changes in:
 - Mapping decisions.
 - Ambient temperature.



(a) Mapping example for 6 cores.
TSP → 12.74 W per-core.




(b) Mapping example for 6 cores.




Our Contributions

1. TSP: Given mappings of active cores


- Accounts for changes in:
 - Mapping decisions.
 - Ambient temperature.



(a) Mapping example for 6 cores.
TSP → 12.74 W per-core.



(b) Mapping example for 6 cores.
TSP → 14.64 W per-core.



2. TSP: Worst-case mappings with m active cores

- Most pessimistic (lowest) TSP values.
- Safe for **any** m active cores

2. TSP: Worst-case mappings with m active cores

- Most pessimistic (lowest) TSP values.
- Safe for **any** m active cores \Rightarrow Abstract from mapping decisions.


2. TSP: Worst-case mappings with m active cores

- Most pessimistic (lowest) TSP values.
- Safe for **any** m active cores \Rightarrow Abstract from mapping decisions.

TSP table built at design time:

Active Cores	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
TSP per-core [W]	20.79	18.08	16.00	14.67	13.64	12.74	11.97	11.27	10.67	10.17	9.72	9.33	8.96	8.63	8.33	8.06

Per-core budget




2. TSP: Worst-case mappings with m active cores

- Most pessimistic (lowest) TSP values.
- Safe for **any** m active cores \Rightarrow Abstract from mapping decisions.


TSP table built at design time:

Active Cores	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
TSP per-core [W]	20.79	18.08	16.00	14.67	13.64	12.74	11.97	11.27	10.67	10.17	9.72	9.33	8.96	8.63	8.33	8.06

Per-core budget



Per-chip budget (Estimated)



- Introduction and State-of-the-art
- Motivation
- Objective and Contributions
- **System Model**
- Thermal Safe Power (TSP)
 - For Given Mappings
 - For the Worst-Case Mappings
- Evaluations
- Conclusions

- Thermal model → RC thermal network:
 - Given architecture.
 - Given cooling solution.
- The temperature on a thermal node depends on:
 - Thermal conductances (hardware parameters).
 - Ambient temperature.
 - Power consumption on every core.
- Leakage power: Applications are profiled at T_{DTM} .

- Thermal model → RC thermal network:
 - Given architecture.
 - Given cooling solution.
- The temperature on a thermal node depends on:
 - Thermal conductances (hardware parameters).
 - Ambient temperature.
 - Power consumption on every core.
- Leakage power: Applications are profiled at T_{DTM} .

- Thermal model → RC thermal network:
 - Given architecture.
 - Given cooling solution.
- The temperature on a thermal node depends on:
 - Thermal conductances (hardware parameters).
 - Ambient temperature.
 - Power consumption on every core.
- Leakage power: Applications are profiled at T_{DTM} .

- Introduction and State-of-the-art
- Motivation
- Objective and Contributions
- System Model
- **Thermal Safe Power (TSP)**
 - For Given Mappings
 - For the Worst-Case Mappings
- Evaluations
- Conclusions

TSP for Given Mappings

For a given mapping \mathbf{Q} :

- All active cores consume $P_{\text{TSP}}(\mathbf{Q}) \rightarrow$ **Highest** temperatures.
- The temperature on node i is:

$$T_i = P_{\text{equal}} \cdot \sum_{j=1}^N b^{-1}_{i,j} \cdot q_j + P_{\text{inact}}^{\text{core}} \cdot \sum_{\forall j \in \mathbf{K}'} b^{-1}_{i,j} (1 - q_j) + \sum_{j=1}^N b^{-1}_{i,j} (p_j^{\text{blocks}} + T_{\text{amb}} \cdot g_j)$$

TSP for Given Mappings

For a given mapping \mathbf{Q} :

- All active cores consume $P_{\text{TSP}}(\mathbf{Q}) \rightarrow$ **Highest** temperatures.
- The temperature on node i is:

$$T_i = P_{\text{equal}} \cdot \left(\sum_{j=1}^N b^{-1}_{i,j} \cdot q_j + P_{\text{inai}}^{\text{cor}} \right) \text{ Constant for node } i \left(p_j^{\text{blocks}} + T_{\text{amb}} \cdot g_j \right)$$

TSP for Given Mappings

For a given mapping \mathbf{Q} :


- All active cores consume $P_{\text{TSP}}(\mathbf{Q}) \rightarrow$ **Highest** temperatures.
- The temperature on node i is:

$$T_i = P_{\text{equal}} \cdot \left(\sum_{j=1}^N b^{-1}_{i,j} \cdot q_j + P_{\text{inai}}^{\text{cor}} \right) \cdot \text{Constant for node } i \left(p_j^{\text{blocks}} + T_{\text{amb}} \cdot g_j \right)$$

- Our algorithm: For every node i
 - Set $T_i = T_{\text{DTM}}$.
 - Compute P_{equal} .
 - $P_{\text{TSP}}(\mathbf{Q}) \leftarrow$ Minimum P_{equal} .


TSP for Given Mappings

Example for a given mapping Q :



TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_1 = 80.0^\circ\text{C} \rightarrow P_{\text{equal}} = 41.30\text{W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 41.30\text{W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_2 = 80.0^\circ\text{C} \rightarrow P_{\text{equal}} = 40.92\text{W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 40.92\text{W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_3 = 80.0^\circ\text{C} \rightarrow P_{\text{equal}} = 42.08\text{W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 40.92\text{W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_4 = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 44.83\text{W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 40.92\text{W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_5 = 80.0^\circ\text{C} \rightarrow P_{\text{equal}} = 33.99\text{W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 33.99\text{W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_6 = 80.0^\circ\text{C} \rightarrow P_{\text{equal}} = 33.11\text{ W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 33.11\text{ W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_7 = 80.0^\circ\text{C} \rightarrow P_{\text{equal}} = 34.60\text{W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 33.11\text{W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_8 = 80.0^\circ\text{C} \rightarrow P_{\text{equal}} = 40.30\text{W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 33.11\text{W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_9 = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 13.32\text{W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 13.32\text{W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_{10} = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 13.04\text{W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 13.04\text{W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_{11} = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 13.62\text{W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 13.04\text{W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_{12} = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 34.93\text{W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 13.04\text{W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_{13} = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 13.03\text{W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 13.03\text{W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_{14} = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 12.74\text{W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 12.74\text{W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_{15} = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 13.31\text{ W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 12.74\text{ W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :




$$T_{16} = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 34.22\text{W}$$

$$P_{\text{TSP}}(\mathbf{Q}) = 12.74\text{W}$$

TSP for Given Mappings

Example for a given mapping \mathbf{Q} :



$$P_{\text{TSP}}(\mathbf{Q}) = 12.74 W$$

Polynomial time complexity

- Introduction and State-of-the-art
- Motivation
- Objective and Contributions
- System Model
- **Thermal Safe Power (TSP)**
 - For Given Mappings
 - **For the Worst-Case Mappings**
- Evaluations
- Conclusions


TSP for the Worst-Case Mappings

- Most pessimistic (lowest) TSP value for m active cores.
- **Any** m cores can **safely** consume up to $P_{\text{TSP}}^{\text{worst}}(m)$.


TSP for the Worst-Case Mappings

- Most pessimistic (lowest) TSP value for m active cores.
- **Any** m cores can **safely** consume up to $P_{\text{TSP}}^{\text{worst}}(m)$.

For example, with $P_{\text{TSP}}^{\text{worst}}(4) = 14.67$ W:




Highest Temperature: 76.1 °C




TSP for the Worst-Case Mappings

- Most pessimistic (lowest) TSP value for m active cores.
- **Any** m cores can **safely** consume up to $P_{\text{TSP}}^{\text{worst}}(m)$.


For example, with $P_{\text{TSP}}^{\text{worst}}(4) = 14.67$ W:



Highest Temperature: 76.1 °C




Highest Temperature: 75.4 °C




TSP for the Worst-Case Mappings

- Most pessimistic (lowest) TSP value for m active cores.
- **Any** m cores can **safely** consume up to $P_{TSP}^{worst}(m)$.


For example, with $P_{TSP}^{worst}(4) = 14.67$ W:




Highest Temperature: 76.1 °C



Highest Temperature: 75.4 °C



Highest Temperature: 80.0 °C



TSP for the Worst-Case Mappings

For m active cores:

- All active cores consume $P_{\text{TSP}}^{\text{worst}}(m) \rightarrow$ **Highest** temperatures.
- The temperature on node i is:

$$T_i = P_{\text{equal}} \cdot \sum_{j=1}^N b^{-1}_{i,j} \cdot q_j + P_{\text{inact}}^{\text{core}} \cdot \sum_{\forall j \in \mathbf{K}'} b^{-1}_{i,j} (1 - q_j) + \sum_{j=1}^N b^{-1}_{i,j} (p_j^{\text{blocks}} + T_{\text{amb}} \cdot g_j)$$

TSP for the Worst-Case Mappings

For m active cores:

- All active cores consume $P_{\text{TSP}}^{\text{worst}}(m) \rightarrow$ **Highest** temperatures.
- The temperature on node i is:

$$T_i = P_{\text{equal}} \cdot \sum_{j=1}^N \text{Depends on the mapping } \gamma_{ij} + \sum_{j=1}^N \text{Constant for node } i$$

TSP for the Worst-Case Mappings

For m active cores:

- All active cores consume $P_{\text{TSP}}^{\text{worst}}(m) \rightarrow$ **Highest** temperatures.
- The temperature on node i is:

$$T_i = P_{\text{equal}} \cdot \sum_{j=1}^N \text{Depends on the mapping } (j) + \sum_{j=1}^N \text{Constant for node } i$$

- Naive algorithm: Brute force.

TSP for the Worst-Case Mappings

For m active cores:


- All active cores consume $P_{TSP}^{\text{worst}}(m) \rightarrow$ **Highest** temperatures.
- The temperature on node i is:

$$T_i = P_{\text{equal}} \cdot \sum_{j=1}^N \text{Depends on the mapping } (j) + \sum_{j=1}^N \text{Constant for node } i$$

- Naive algorithm: Brute force.
- Our algorithm: **Polynomial Time** \rightarrow For every node i
 - Set $T_i = T_{\text{DTM}}$.
 - Worst-case mapping for node $i \rightarrow$ Compute P_{equal} .
 - $P_{TSP}^{\text{worst}}(m) \leftarrow$ Minimum P_{equal} .

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$T_1 = 80.0^\circ\text{C} \rightarrow P_{\text{equal}} = 14.77\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.77\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:

P_{equal}	P_{equal} 80.0°C	P_{equal}	
	P_{equal}		




$$T_2 = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 14.67\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.67\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$T_3 = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 14.67\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.67\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$T_4 = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 14.77\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.67\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$T_5 = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 14.67\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.67\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$T_6 = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 15.07\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.67\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$T_7 = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 15.07\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.67\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$T_8 = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 14.67\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.67\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$T_9 = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 14.67\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.67\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$T_{10} = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 15.07\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.67\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$T_{11} = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 15.07\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.67\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$T_{12} = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 14.67\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.67\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$T_{13} = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 14.77\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.67\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$T_{14} = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 14.67\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.67\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$T_{15} = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 14.67\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.67\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$T_{16} = 80.0^{\circ}\text{C} \rightarrow P_{\text{equal}} = 14.77\text{W}$$

$$P_{\text{TSP}}^{\text{worst}}(4) = 14.67\text{W}$$

TSP for the Worst-Case Mappings

Example for 4 active cores:




$$P_{TSP}^{\text{worst}}(4) = 14.67W$$

Polynomial time complexity

- Introduction and State-of-the-art
- Motivation
- Objective and Contributions
- System Model
- Thermal Safe Power (TSP)
 - For Given Mappings
 - For the Worst-Case Mappings
- **Evaluations**
- Conclusions


Evaluations: Algorithm Execution Time

- TSP for given mappings algorithm.
- On a desktop computer running at 3.10GHz.
- Different numbers of cores.
- 25000 random mappings for every case.




Evaluations: Algorithm Execution Time

- TSP for given mappings algorithm.
- On a desktop computer running at 3.10GHz.
- Different numbers of cores.
- 25000 random mappings for every case.



Evaluations: Algorithm Execution Time

- TSP for given mappings algorithm.
- On a desktop computer running at 3.10GHz.
- Different numbers of cores.
- 25000 random mappings for every case.



- 64 core system:
 - *Out-of-order* Alpha 21264 cores in 22 nm.
 - Area of 9.6mm^2 → From simulations on **gem5** and **McPAT**.
- Every 4 cores → Shared L2 cache and memory controller:
 - Combined area of 4.7mm^2 .
- Available frequencies: 0.1 GHz, 0.2 GHz, . . . , 4.0 GHz.
- RC thermal network: \mathbf{B}^{-1} and \mathbf{G} → From **HotSpot**.
- **DTM**:
 - Similar to a mode of Intel Xeon 5100 and Intel Xeon 7500.
 - Temperature exceeds $T_{\text{DTM}} = 80^\circ\text{C}$ → 67% clock cycles are **gated**.
- $T_{\text{amb}} = 45^\circ\text{C}$.

- 64 core system:
 - *Out-of-order* Alpha 21264 cores in 22 nm.
 - Area of 9.6mm^2 → From simulations on **gem5** and **McPAT**.
- Every 4 cores → Shared L2 cache and memory controller:
 - Combined area of 4.7mm^2 .
- Available frequencies: 0.1 GHz, 0.2 GHz, . . . , 4.0 GHz.
- RC thermal network: \mathbf{B}^{-1} and \mathbf{G} → From **HotSpot**.
- **DTM**:
 - Similar to a mode of Intel Xeon 5100 and Intel Xeon 7500.
 - Temperature exceeds $T_{\text{DTM}} = 80^\circ\text{C}$ → 67% clock cycles are **gated**.
- $T_{\text{amb}} = 45^\circ\text{C}$.

- 64 core system:
 - *Out-of-order* Alpha 21264 cores in 22 nm.
 - Area of 9.6mm^2 → From simulations on **gem5** and **McPAT**.
- Every 4 cores → Shared L2 cache and memory controller:
 - Combined area of 4.7mm^2 .
- Available frequencies: 0.1 GHz, 0.2 GHz, . . . , 4.0 GHz.
- RC thermal network: \mathbf{B}^{-1} and \mathbf{G} → From **HotSpot**.
- **DTM**:
 - Similar to a mode of Intel Xeon 5100 and Intel Xeon 7500.
 - Temperature exceeds $T_{\text{DTM}} = 80^\circ\text{C}$ → 67% clock cycles are **gated**.
- $T_{\text{amb}} = 45^\circ\text{C}$.

- 64 core system:
 - *Out-of-order* Alpha 21264 cores in 22 nm.
 - Area of 9.6mm^2 → From simulations on **gem5** and **McPAT**.
- Every 4 cores → Shared L2 cache and memory controller:
 - Combined area of 4.7mm^2 .
- Available frequencies: 0.1 GHz, 0.2 GHz, . . . , 4.0 GHz.
- RC thermal network: **B**⁻¹ and **G** → From **HotSpot**.
- DTM:
 - Similar to a mode of Intel Xeon 5100 and Intel Xeon 7500.
 - Temperature exceeds $T_{\text{DTM}} = 80^\circ\text{C}$ → 67% clock cycles are **gated**.
- $T_{\text{amb}} = 45^\circ\text{C}$.

- 64 core system:
 - *Out-of-order* Alpha 21264 cores in 22 nm.
 - Area of 9.6mm^2 → From simulations on **gem5** and **McPAT**.
- Every 4 cores → Shared L2 cache and memory controller:
 - Combined area of 4.7mm^2 .
- Available frequencies: 0.1 GHz, 0.2 GHz, . . . , 4.0 GHz.
- RC thermal network: **B**⁻¹ and **G** → From **HotSpot**.
- **DTM**:
 - Similar to a mode of Intel Xeon 5100 and Intel Xeon 7500.
 - Temperature exceeds $T_{\text{DTM}} = 80^\circ\text{C}$ → 67% clock cycles are **gated**.
- $T_{\text{amb}} = 45^\circ\text{C}$.



- 64 core system:
 - *Out-of-order* Alpha 21264 cores in 22 nm.
 - Area of 9.6mm^2 → From simulations on **gem5** and **McPAT**.
- Every 4 cores → Shared L2 cache and memory controller:
 - Combined area of 4.7mm^2 .
- Available frequencies: 0.1 GHz, 0.2 GHz, . . . , 4.0 GHz.
- RC thermal network: **B**⁻¹ and **G** → From **HotSpot**.
- **DTM**:
 - Similar to a mode of Intel Xeon 5100 and Intel Xeon 7500.
 - Temperature exceeds $T_{\text{DTM}} = 80^\circ\text{C}$ → 67% clock cycles are **gated**.
- $T_{\text{amb}} = 45^\circ\text{C}$.

Evaluations: Hotspot Configuration



- Chip thickness: 0.15 mm
- Silicon thermal conductivity: $100 \frac{\text{W}}{\text{m}\cdot\text{K}}$
- Silicon specific heat: $1.75 \cdot 10^6 \frac{\text{J}}{\text{m}^3\cdot\text{K}}$
- Heat spreader: $3 \text{ cm} \times 3 \text{ cm}$, and 1 mm thick
- Heat sink: $6 \text{ cm} \times 6 \text{ cm}$, and 6.9 mm thick
- Heat sink convection capacitance: $140.4 \frac{\text{J}}{\text{K}}$
- Heat sink convection resistance: $0.1 \frac{\text{K}}{\text{W}}$
- Heat sink and heat spreader thermal conductivity: $400 \frac{\text{W}}{\text{m}\cdot\text{K}}$
- Heat sink and heat spreader specific heat: $3.55 \cdot 10^6 \frac{\text{J}}{\text{m}^3\cdot\text{K}}$
- Interface material thickness: $20 \text{ }\mu\text{m}$
- Interface material thermal conductivity: $4 \frac{\text{W}}{\text{m}\cdot\text{K}}$
- Interface material specific heat: $4 \cdot 10^6 \frac{\text{J}}{\text{m}^3\cdot\text{K}}$

- Parsec benchmark suite:
 - H.264 video encoder.
 - Body Track.
 - Black-Scholes Partial Differential Equation option pricing.
 - Swaptions pricing.
- Threads:
 - 1, 2, 3, and 4 parallel dependent threads.




Evaluations: Power Constraints



Evaluations: Power Constraints






Evaluations: Power Constraints



Evaluations: Power Constraints

Temperature distribution:


- 12 active cores (225 W per-chip).



Evaluations: Power Constraints


Boosting Technique (similar to a mode of Intel Xeon 5100):

- Nominal budget: 150 Watts per-chip.
- Boosting power: 225 Watts per-chip.
- Boosting interval: 0.3 seconds.
- Cool-down time: 1.0 second (at nominal power).




- If DTM is triggered at nominal power → no boosting.


Evaluations: Dark Silicon Estimations




Evaluations: Dark Silicon Estimations



Evaluations: Dark Silicon Estimations




Evaluations: Dark Silicon Estimations




Evaluations: Performance

H.264 video encoder:




Evaluations: Performance

■ H.264 video encoder:




Evaluations: Performance

■ H.264 video encoder:




Evaluations: Performance

■ H.264 video encoder:




Evaluations: Performance

■ H.264 video encoder:




Evaluations: Performance

■ H.264 video encoder:




Evaluations: Performance

■ H.264 video encoder:




Evaluations: Performance

■ H.264 video encoder:




Evaluations: Performance

■ H.264 video encoder:




Evaluations: Performance

■ H.264 video encoder:




Evaluations: Performance

■ H.264 video encoder:




Evaluations: Performance

■ H.264 video encoder:




Evaluations: Performance

■ H.264 video encoder:




Evaluations: Performance

■ H.264 video encoder:




Evaluations: Performance

■ H.264 video encoder:




Evaluations: Performance


H.264 video encoder:



Evaluations: Performance




Evaluations: Performance



TSP_{worst} vs. State-of-the-art:

- 50% higher performance compared to **all constant** power budgets.
- 14% higher performance compared to the **boosting** technique.



- Introduction and State-of-the-art
- Motivation
- Objective and Contributions
- System Model
- Thermal Safe Power (TSP)
 - For Given Mappings
 - For the Worst-Case Mappings
- Evaluations
- **Conclusions**

- *Single and constant* power budgets:
 - Thermally unsafe.
 - Pessimistic.
- *Boosting* techniques:
 - Do not solve the problem.
- Thermal Safe Power (TSP) → **Safe** and **efficient** power budget:
 - Given mappings → Online.
 - Worst-case TSP → Abstracts from mapping decisions.
- TSP → Fundamental new step in dark silicon:
 - Alleviates pessimistic estimations of TDP → **Less dark silicon**.
 - Enables **new performance improvements** compared to State-of-the-art.

- *Single and constant* power budgets:
 - Thermally unsafe.
 - Pessimistic.
- *Boosting* techniques:
 - Do not solve the problem.
- Thermal Safe Power (TSP) → **Safe** and **efficient** power budget:
 - Given mappings → Online.
 - Worst-case TSP → Abstracts from mapping decisions.
- TSP → Fundamental new step in dark silicon:
 - Alleviates pessimistic estimations of TDP → **Less dark silicon**.
 - Enables **new performance improvements** compared to State-of-the-art.

- *Single and constant* power budgets:
 - Thermally unsafe.
 - Pessimistic.
- *Boosting* techniques:
 - Do not solve the problem.
- Thermal Safe Power (TSP) → **Safe** and **efficient** power budget:
 - Given mappings → Online.
 - Worst-case TSP → Abstracts from mapping decisions.
- TSP → Fundamental new step in dark silicon:
 - Alleviates pessimistic estimations of TDP → **Less dark silicon**.
 - Enables **new performance improvements** compared to State-of-the-art.

- *Single and constant* power budgets:
 - Thermally unsafe.
 - Pessimistic.
- *Boosting* techniques:
 - Do not solve the problem.
- Thermal Safe Power (TSP) → **Safe** and **efficient** power budget:
 - Given mappings → Online.
 - Worst-case TSP → Abstracts from mapping decisions.
- TSP → Fundamental new step in dark silicon:
 - Alleviates pessimistic estimations of TDP → **Less dark silicon.**
 - Enables **new performance improvements** compared to State-of-the-art.

Thank you!

Questions?

TSP source-code:

<http://ces.itec.kit.edu/download>

Thank you!

Questions?

TSP source-code:

<http://ces.itec.kit.edu/download>

- Voltage/Frequency Settings
- Different Power Constraints per Core
- Best-Case Mapping for Uniform TSP
- Transient State Considerations

Appendix: Voltage/Frequency Settings

Frequency [GHz]	Voltage [V]
0.1	0.61
0.2	0.61
0.3	0.613
0.4	0.615
0.5	0.616
0.6	0.618
0.7	0.63
0.8	0.64
0.9	0.66
1.0	0.67
1.1	0.69
1.2	0.70
1.3	0.72
1.4	0.74
1.5	0.76
1.6	0.77
1.7	0.80
1.8	0.81
1.9	0.84
2.0	0.86

Frequency [GHz]	Voltage [V]
2.1	0.88
2.2	0.91
2.3	0.93
2.4	0.96
2.5	0.98
2.6	1.01
2.7	1.04
2.8	1.07
2.9	1.11
3.0	1.13
3.1	1.16
3.2	1.19
3.3	1.22
3.4	1.25
3.5	1.29
3.6	1.32
3.7	1.36
3.8	1.39
3.9	1.43
4.0	1.47

- Voltage/Frequency Settings
- Different Power Constraints per Core
- Best-Case Mapping for Uniform TSP
- Transient State Considerations

Appendix: Different per-core Budgets

- **Objective:** Maximize the total power consumption for mapping \mathbf{Q} .
- The problem can be formulated as a **linear programming**:

$$\text{Maximize } \sum_{i=1}^N p_i^{\text{cores}}$$

such that:

$$\mathbf{B}\mathbf{T} - \mathbf{P}^{\text{cores}} = \mathbf{P}^{\text{blocks}} + T_{\text{amb}}\mathbf{G}$$

$$\sum_{i=1}^N p_i^{\text{cores}} \leq P_{\text{max}} - \sum_{i=1}^N p_i^{\text{blocks}}$$

$$T_i \leq T_{\text{DTM}}$$

$$T_i \geq 0$$

$$p_i^{\text{cores}} = 0$$

$$p_i^{\text{cores}} = P_{\text{inact}}^{\text{core}}$$

$$p_i^{\text{cores}} \geq P_{\text{min}}^{\text{core}}$$

for all $i \in \mathbf{K}$

for all $i = 1, 2, \dots, N$

for all $i \notin \mathbf{K}'$


for all $i \in \mathbf{K}'$ and $q_i = 0$

for all i in which $q_i = 1$.


- **Result:** Vector with a different power constraint for each active core.

Appendix: Different per-core Budgets


Example for 4 active cores:



(a) Total power: 62.2 Watts



(b) Total power: 67.4 Watts



- Voltage/Frequency Settings
- Different Power Constraints per Core
- **Best-Case Mapping for Uniform TSP**
- Transient State Considerations

Appendix: Best-Case Mapping for TSP

- **Objective:** Find the best-case mapping for m active cores.
- The problem can be formulated as an **integer linear programming:**

$$\text{Maximize } P_{\text{equal}}$$

such that:

$$T_i = P_{\text{equal}} \cdot \sum_{j=1}^N b^{-1}_{i,j} \cdot q_j + P_{\text{inact}}^{\text{core}} \cdot \sum_{\forall j \in \mathbf{K}'} b^{-1}_{i,j} (1 - q_j) + \sum_{j=1}^N b^{-1}_{i,j} (p_j^{\text{blocks}} + T_{\text{amb}} \cdot g_j)$$

$$T_i \leq T_{\text{DTM}} \quad \text{for all } i \in \mathbf{K}$$

$$\sum_{j=1}^N q_j = m$$


$$q_j = 0 \quad \text{for all } j \notin \mathbf{K}'$$

- **Result:** Vector \mathbf{Q} with the best-case mapping for m active cores.


- Voltage/Frequency Settings
- Different Power Constraints per Core
- Best-Case Mapping for Uniform TSP
- **Transient State Considerations**

Appendix: Transient Considerations


- Consider a 16 chip with TDP = 90 Watts.
- Consider a transition between two steady-states:




(a) 8 active cores: 90 W



(b) 4 active cores: 59 W




Temperature during transition




Appendix: Transient Considerations

Heuristic Solution Example: TSP computed for 80.0°C




Appendix: Transient Considerations

Heuristic Solution Example: TSP computed for 80.0°C




Appendix: Transient Considerations

Heuristic Solution Example: TSP computed for 65.0°C




Appendix: Transient Considerations

Heuristic Solution Example: TSP computed for 71.0°C



Appendix: Transient Considerations

Heuristic Solution Example: TSP computed for 69.0°C



Appendix: Transient Considerations

Heuristic Solution Example: TSP computed for 69.5°C

